

6 References

- [1] 3gpp-specification. (2013, Dec.) 3GPP Web Site - SMS Specification Archive. [Online]. http://www.3gpp.org/ftp//Specs/archive/23_series/23.040/
- [2] SMPP Specification Version 3.4. [Online]. http://opensmpp.org/specs/smppv34_gsmumts_ig_v10.pdf
- [3] Twitter. Git Hub - Cloudopper SMPP implementation source - Git-Tag - v5.0.9. [Online]. <https://github.com/twitter/cloudopper-smpp>
- [4] opensmpp. open smpp. [Online]. <http://opensmpp.org/>
- [5] Peter Schwabe. (2013, Mar.) Graphics Processing Units- First Chapter. [Online]. <https://cryptojedi.org/papers/gpus-20130310.pdf>
- [6] Netty IO. Netty IO. [Online]. <https://netty.io/4.0/api/io/netty/channel/ChannelPipeline.html>
- [7] Netty-IO. (2017, Oct.) Netty Framework Main Website. [Online]. <https://netty.io/>
- [8] Netty-IO. (2017, Sep.) Netty Source Code - GitHub - Tag - netty-4.1.16.Final. [Online]. [25](#)
- [9] Nvidia. Nvidia-GPU-Introduction. [Online]. <http://www.nvidia.com/object/gpu.html>
- [10] NVIDIA. (2017) NVIDIA GPU Programming Guide - Version 2.5.0. [Online]. https://developer.download.nvidia.com/GPU_Programming_Guide/GPU_Programming_Guide.pdf
- [11] NVIDIA. (2010, April) Nvidia-Fermi-Architecture-Whitepaper. [Online]. https://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf
- [12] Sergey Pakhomov. compress.ru - Microarchitecture AMD Bobcat vs. Intel Atom. [Online]. <http://compress.ru/article.aspx?id=21785>
- [13] Erik Lindholm, John Nickolls, Stuart Oberman, John Montrym. NVIDIA TESLA:A UNIFIED GRAPHICS AND COMPUTING ARCHITECTURE. [Online]. <http://citeseerx.ist.psu.edu/viewdoc/download;jsessionid=795272016A91B31BF765F47CE0E3A758?doi=10.1.1.210.5016&rep=rep1&type=pdf>
- [14] Nvidia. NVIDIA's Next Generation CUDATM Compute Architecture- Kepler TM GK110. [Online]. <https://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf>
- [15] Wikipedia. Maxwell-Microarchitecture. [Online]. [https://en.wikipedia.org/wiki/Maxwell_\(microarchitecture\)](https://en.wikipedia.org/wiki/Maxwell_(microarchitecture))
- [16] Wikipedia. Pascal-Microarchitecture. [Online]. [https://en.wikipedia.org/wiki/Pascal_\(microarchitecture\)](https://en.wikipedia.org/wiki/Pascal_(microarchitecture))
- [17] Nvidia. (2010) Nvidia - Fermi GPU Architecutre Document. [Online]. https://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf
- [18] Giorgos Vasiliadis, Spiros Antonatos, Michalis Polychronakis, Evangelos P. Markatos, and Sotiris Ioannidis, "Gnort: High Performance Network Intrusion Detection Using

- Graphics Processors," in *RAID '08 Proceedings of the 11th international symposium on Recent Advances in Intrusion Detection*, Cambridge, MA, USA, 2008, pp. 116-134.
- [19] Nigel Jacob and Carla Brodley, "Offloading IDS Computation to the GPU," in *ACSAC '06 Proceedings of the 22nd Annual Computer Security Applications Conference*, Washington, DC, USA, 2006, pp. 371-380.
- [20] Sangjin Han, Keon Jang, KyoungSoo Park, and Sue Moon, "PacketShader: A GPU-Accelerated Software Router," in *SIGCOMM '10 Proceedings of the ACM SIGCOMM 2010 conference*, NEW DELHI, INDIA, 2010, pp. 195-206.
- [21] Diego Perino, Matteo Varvello, Leonardo Linguaglossa, Rafael Laufer, and Roger Boislaigue, "Caesar: a content router for high-speed forwarding on content names," in *2014 ACM/IEEE Symposium on Architectures for Networking and Communications Systems*, Marina del Rey, CA, USA, 2014, pp. 137-147.
- [22] Jin Zhao, Xinya Zhang, Xin Wang, and Xiangyang Xue, "Achieving O(1) IP lookup on GPU-based software routers," in *SIGCOMM '10 Proceedings of the ACM SIGCOMM 2010 conference*, NEW DELHI, INDIA, 2010, pp. 429-430.
- [23] Shuai Mu, Xinya Zhang, Nairen Zhang, and Jiaxin Lu, "IP routing processing with graphic processors," in *DATE '10 Proceedings of the Conference on Design, Automation and Test in Europe*, Leuven, Belgium, 2010, pp. 93-98.
- [24] Giorgos Vasiliadis, Lazaros Koromilas, Michalis Polychronakis, and Sotiris Ioannidis, "GASPP: A GPU-Accelerated Stateful Packet Processing Framework," in *USENIX ATC'14 Proceedings of the 2014 USENIX conference on USENIX Annual Technical Conference*, Philadelphia, PA, 2014, pp. 321-332.
- [25] Chengkun Wu, Jianping Yin, Zhiping Cai, En Zhu, and Jieren Chen, "A Hybrid Parallel Signature Matching Model for Network Security Applications Using SIMD GPU," in *APPT '09 Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies*, Rapperswil, Switzerland, 2009, pp. 191 - 204.
- [26] Long Chen, Oreste Villa, Sriram Krishnamoorthy, and Guang R. Gao, "Dynamic Load Balancing on Single- and Multi-GPU Systems," in *2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS)*, Atlanta, GA, USA, 2010, pp. 1-12.
- [27] Mohammed Sourouri, Tor Gillberg, and Scott B. Baden, "Effective multi-GPU communication using multiple CUDA streams and threads," in *2014 20th IEEE International Conference on Parallel and Distributed Systems*, Hsinchu, Taiwan, 2014, pp. 981 - 986.
- [28] Marisabel Guevara, Chris Gregg, Kim Hazelwood, and Kevin Skadron. (2009) Semantic Scholar. [Online]. <https://www.semanticscholar.org/paper/Enabling-Task-Parallelism-in-the-CUDA-Scheduler-Guevara-Gregg/95eeb5141693f807fba987a66fb63de40a5a0c27?tab=abstract>
- [29] Jin Wang and Sudhakar Yalamanchili, "Characterization and analysis of dynamic parallelism in unstructured GPU applications," in *2014 IEEE International Symposium on Workload Characterization*, Raleigh, North Carolina, USA, 2014, pp. 51 - 60.
- [30] Peter Zhang et al., "Dynamic parallelism for simple and efficient GPU graph algorithms," in *IA3 '15 Proceedings of the 5th Workshop on Irregular Applications:*

Architectures and Algorithms, Boston, 2015, pp. Article No:11.

- [31] NVIDIA. Nvidia Dynamic Parallelism Tech Brief. [Online].
http://developer.download.nvidia.com/assets/cuda/files/CUDADownloads/TechBrief_Dynamic_Parallelism_in_CUDA.pdf
- [32] Mark Harris. (2017, June) devblogs.nvidia.com. [Online].
<https://devblogs.nvidia.com/paralleforall/unified-memory-cuda-beginners/>
- [33] Raphael Landaverde, Tiansheng Zhang, and Ayse K. Coskun, "An investigation of Unified Memory Access performance in CUDA," in *2014 IEEE High Performance Extreme Computing Conference*, Waltham, MA, USA, 2014, pp. 1-6.
- [34] NVIDIA-CUDA Programming-Guide. [Online]. <http://docs.nvidia.com/cuda/cuda-c-programming-guide/#concurrent-kernel-execution>
- [35] Lingyuan Wang, Miaoqing Huang, and Tarek El-Ghazawi, "Exploiting Concurrent Kernel Execution on Graphic Processing Units," in *2011 International Conference on High Performance Computing & Simulation*, Istanbul, Turkey, 2011, pp. 24 - 32.
- [36] Chris Gregg, Jonathan Dorn, Kim Hazelwood, and Kevin Skadron, "Fine-Grained Resource Sharing for Concurrent GPGPU," in *HotPar'12 Proceedings of the 4th USENIX conference on Hot Topics in Parallelism*, Berkeley, CA, 2012, pp. 10-10.
- [37] Sreepathi Pai, Matthew J. Thazhuthaveetil, and R. Govindarajan, "Improving GPGPU Concurrency with Elastic Kernels," in *ASPLOS '13 Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems*, Houston, Texas, 2013, pp. 407-418.
- [38] Nicholas Wilt, *The CUDA Handbook*, 1st ed. Boston, Massachusetts: Addison-Wesley, 2013.
- [39] NVIDIA. Nvidia CUDA Streams and Concurrency Webinar. [Online].
<http://developer.download.nvidia.com/CUDA/training/StreamsAndConcurrencyWebinar.pdf>
- [40] Michael Bauer, Henry Cook, and Brucec Khailany, "CudaDMA: Optimizing GPU Memory Bandwidth via Warp," in *SC '11: Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis*, Seattle, WA, USA, 2011, pp. 1-11.