# FPGA IMPLEMENTATION OF EEG CLASSIFIER USING LDA

Nadun Manohara Ellawala

148455A

Degree of Master of Science

Department of Electronic and Telecommunication Engineering

University of Moratuwa Sri Lanka

January 2019

## FPGA IMPLEMENTATION OF EEG CLASSIFIER USING LDA

Thesis submitted in partial fulfillment of the requirements for the degree Master of Science in Electronics and Automaton Engineering

Nadun Manohara Ellawala

148455A

Degree of Master of Science

Department of Electronic and Telecommunication Engineering

University of Moratuwa Sri Lanka

January 2019

### **Declaration by candidate**

I declare that this is my own work and this thesis does not incorporate without acknowledgement any material previously submitted for a Degree or Diploma in any other University or institute of higher learning and to the best of my knowledge and belief it does not contain any material previously published or written by another person except where the acknowledgement is made in the text.

Also, I hereby grant to University of Moratuwa the non-exclusive right to reproduce and distribute my thesis/dissertation, in whole or in part in print, electronic or other medium. I retain the right to use this content in whole or part in future works (such as articles or books).

Signature:	Date:		
Declaration by supervisor			
The above candidate has carried out research supervision.	h for the Masters thesis under my		
Name of the supervisor:			

Date: .....

Signature of the supervisor: .....

#### **ABSTRACT**

### FPGA implementation of EEG classifier using LDA

Supervised by: Dr. S. Thayaparan

Key words: LDA, EEG, FPGA, DWT, HDL

Design and implementation of feature classification in Electroencephalography (EEG) signal processing system on Field Programmable Gate Array (FPGA) hardware platform is presented in this thesis. Today there is a growing demand for medical devices which process EEG signals, for which, it is important to implement the EEG processing system in hardware instead of software. Processing of EEG signals consist of extracting features from EEG signal and then processing those features to classify the signals. As of today, in most of EEG processing systems, classification part is done on software platform even though the feature extraction is done on hardware. In this project, classification is done with Linear Discriminant Analysis (LDA), based on the features extracted using Discrete Wavelet Transform (DWT), for EEG signals obtained through PhysioNet website. The hardware implementation was done on Field Programmable Gate Array (FPGA) platform using SystemVerilog Hardware Description Language (HDL). Final design has minimum resource utilization, hence is able implement on Basys 3 Artix-7 FPGA Trainer Board with the accuracy of 80%. Therefore, it is concluded this design is suitable for developing low cost, marketable products like sleep detectors for automobile divers. Nevertheless, ultimate goal is to design a simple Application Specific Integrated Circuit (ASIC) chip, which can extract features and classify EEG, so that the full system can be implemented on a portable mobile device without using software platform.

To beloved Parents and Teachers

#### **ACKNOWLEDGEMENT**

It is great pleasure to use this opportunity to complete my responsibility by rewarding the gratitude to all the key personals who were involved in the process of making this project a success.

My sincere gratitude always goes to my project supervisor, Dr. S. Thayaparan for the immense support he gave with continuous guidance and kind advice. Further I am thankful to Dr. Anjula De Silva, Dr. Chamira U. S. Edussooriya, Dr. Upeka Premaratne and Dr. Jayathu Samarawikrama for his valuable instructions. Also, this project would not have become successful without the immense support extended by other academic staff members of the Department of Electronic and Telecommunication Engineering University of Moratuwa, who were always willing to share their ideas and experience, which was invaluable.

I also pay my gratitude to the non-academic staff of the Department of Electronic and Telecommunication Engineering University of Moratuwa for the immense support they have shown in utilizing laboratories and laboratory equipment. My special thanks go to Mr. Chinthaka, Technical Officer, Department of Electronic and Telecommunication Engineering University of Moratuwa for allowing me to use the Post Graduate laboratory of the department when required.

Further I appreciate the supportive and enthusiastic batch mates who motivated me to achieve success while working on their research projects.

## TABLE OF CONTENTS

ABS	STRACT	iv
ACI	KNOWLEDGEMENT	vi
TAE	BLE OF CONTENTS	vii
LIS	ST OF FIGURES	X
LIS	ST OF TABLES	xii
LIS	ST OF ABBREVIATIONS	xiii
Cha	apter 1	1
INT	FRODUCTION	1
1.	.1 Problem Identification	1
1.	.2 Motivating for the research	2
1.	.3 Existing solutions and technologies	2
1.	.4 Novel Contribution	3
Cha	apter 2	4
HAI	RDWARE IMPLEMENTATION	4
2.	.1 EEG feature extraction	4
	2.1.1 Obtaining EEG signals	4
	2.1.2 What features to extract?	7
	2.1.3 Discrete Wavelet Transform	7
	2.1.4 Approximations and Details calculation	9
2.	2.2 Classification of EEG signals	9
	2.2.1 Selection of classification method	10
	2.2.2 Classification using Linear Discriminant Analysis	11
2.	3.3 Architecture design	14
	2.3.1 Algorithm for the full system	14
	2.3.2 Architecture of the full design	15
	2.2.3 Requirements to process EEG signals offline	16

2.4 MATLAB implementation	16
2.4.1 Classification system	16
2.4.2 Wavelet and fixed points widths selection	18
2.5 RTL Implementation	20
2.5.1 Architecture of RTL design	20
2.5.2 Finite State Machine in the Arbiter	21
2.5.3 Fixed point calculations on Verilog	22
2.5.4 Simulations	25
2.6 FPGA Implementation	25
2.6.1 FPGA design flow	25
2.6.2 Selection of a FPGA development board	26
2.6.3 Specifying Constraints using XDC	28
2.6.4 Timing Closure	30
2.6.5 Power Utilization	31
2.7 Feasibility on Arduino implementation	31
2.7.1 Implementation on Arduino Mega 2650	31
2.7.2 Necessities to implement on FPGA	33
Chapter 3	34
RESULTS AND DEMONSTRATION	34
3.1 Timing and Power results for FPGA implementation	34
3.1.1 Modular timing analysis	36
3.2 Simulation results	37
3.2 Demonstration on FPGA development board	40
3.4 Accuracy of hardware implemented design	40
3.5 Comparison of hardware and software results	42
Chapter 4	43
DISCUSSION	43

4.1 Commonly Used Tools	43
4.1.1 Vivado Design Suite	43
4.1.2 Xilinx ISE	44
4.1.3 MATLAB	44
4.1.4 Arduino IDE	45
4.2 Problems and solutions	45
4.3 Recourse utilization in FPGA	46
4.3.1 Issues due to resource utilization	47
Chapter 5	48
CONCLUSION AND FUTURE WORK	48
5.1 Conclusion	48
5.2 Future work	48
BIBLIOGRAPHICAL REFERENCES	50