LB 100 N/84/2014

INPUT VOLTAGE IMBALANCE COMPENSATION IN PEAK CURRENT MODE CONTROLED HALF BRIDGE CONVERTERS

LIBRARY UNIVERSITY OF MORATUWA, SKI LÂNKA MORATUWA

Fernando L.T.N

(108403D)

Dissertation submitted in partial fulfillment of the requirements for the degree

Master of Science

Department of Electronics and Telecommunication Engineering

University of Moratuwa

Sri Lanka

March 2014
University of Moratuwa
107120

107120

621.38"/4"

107120

DECLARATION

"I declare that this is my own work and this dissertation does not incorporate without

acknowledgement any material previously submitted for a degree or Diploma in any

other University or institute of higher learning and to the best of my knowledge and

belief it does not contain any material previously submitted or written by another

person except where the acknowledgement is made in the text.

Also, I hereby grant University of Moratuwa the non-exclusive right to reproduce

and distribute my dissertation, in whole or in part in print, electronic or other

medium. I retain the right to use this content in whole or part in future works (such as

articles or books)."

Signature: UOM Verified Signature

Date: 18/3/2014

(Fernando L.T.N)

The above candidate has carried out research for the Masters Under my supervision

UOM Verified Signature

Signature of the supervisor:

Date: 18.03.2014

Prof. Rohan Munasinghe (Prof. Rohan Munasinghe) Senior Lecturer

Department of Electronic and Telecommunication Engineering University of Moratuwa.

ABSTRACT

Instability of the input capacitors' midpoint voltage has been observed to be one of the major obstacles of implementing the peak current mode control in symmetric half bridge converters. Slight variation of the voltage balance in input capacitors may cause serious damages to the operation of the half bridge converter leading total failure of the operation of the power converter. Some methods have been proposed in various papers some of them includes major changes in the power stage which requires specific application oriented design of some of the basic power stage components (ie: transformer) reducing the availability of components for custom designs. This analysis proposes simple but reliable solution to the aforesaid matter without applying any major modification to the power stage of the half bridge converter circuit and its hardware implementation. This discussion will also extend to analyze various instability phenomena's possible in the peak current controlled half bridge converter applications in power conversion.

Keywords: half bridge converter, current mode control, voltage mode control, input voltage imbalance, slope compensation, Peak Current mode control.



ACKNOWLADGEMENT

I would like to express my sincere gratitude to Prof. Rohan Munasinghe for his highly valuable technical Advices, comments and the encouragement provided during the entire course of dissertation and all the guide lines provided to me during the during the period of research for solving numerous technical matters.

I would also like to give my special thanks for the Mr.Kosala Wickramasinghe for all his advices and various technical details provided and guiding me toward gathering relevant information for the research works.

I would also like to thank Mr W.C.P.K Fernando Electrical Engineer at New Asian shipping lines (PVT) Ltd for his valuable support on collecting technical information related to the research and his kind encouragement. I also wish to thank my colleague Mr.Devinda A .Molligoda –Electronics engineer Excel Technology Lanka (PVT) Ltd for his various comments and the discussions regarding technical matters which became very valuable when completing the research. My Thanks also would like to offer to all my family members for their encouragement and the support provided during the entire duration of the research.

Finally I would also like to offer very special thanks to all the Staff at Road Development Authority Base work shop for their valuable support for my daily duties during the research period.

DI	ECLERATION	i
Αŀ	BSTARCT	ii
ΑC	CKNOWLADGEMENT	iii
Ta	able of content	1
1.	Introduction	6
2.	Control of DC/DC converters	7
	2.1. Voltage mode control	8
	2.1.1. Proportional and integral control applications(PI)	9
	2.1.2. Integral control applications	10
	2.1.3. Proportional Integral derivative control applications	10
	2.2. Current mode control applications	10
	2.2.1. Tolerance band control	11
	2.2.2. Constant off time control	12
	2.2.3. Constant frequency control with turn off at clock pulse	13
	2.3. Peak current mode control	13
	2.4. Slope compensation	15
	2.4.1 Growth of sub harmonic oscillations without slope compensation	15
	2.4.2 Slope compensation technique	16
3.	Overview of half bridge converters	17
	3.1 Symmetric half bridge converter topology	18
	3.2 Asymmetric half bridge converter topology	19
4.	Input capacitor voltage imbalance phenomena in half bridge converters	21
	4.1 Effect of input voltage imbalance for the performance of the converter.	21
	4.2 Mathematically modeling of instability	23
5.	Proposed compensation method	26
	5.1 Analysis of the error compensation method	27
	5.2 Proposed implementation Architecture	29
	5.2.1 PWM control unit.	30
	5.3 Proposed error compensation PI controller operation	31

6.	Results and Simulation	32	
	6.1 Simulation results for system 1	32	
	6.2 Simulation results for system 2	39	
	6.3 Simulation results for system 3	41	
	6.4 Simulation results without voltage error correction loop	43	
7.	Conclusion	44	
8.	Reference		
LI	ST OF FIGURES		
Fig	gure 2.1: Block diagram of a voltage mode controlled switch mode		
	Power supply with a proportional	8	
Fig	gure 2.2: Block diagram of current mode controlled switch mode power		
	Supply	11	
Fig	gure 2.3: waveforms of tolerance band control system	12	
Fig	gure 2.4: Wave forms of constant off time control	13	
Figure 2.5: constant frequency control wave forms			
Fig	Figure 2.6: Growth of sub harmonic oscillations when duty ratio less		
	Than 50%		
Fig	gure 2.7: Growth of sub harmonic oscillations when duty ratio greater		
	Than 50%	16	
Fig	gure 2.8: Growth of sub harmonic amplitude with time when slope		
	Compensated	17	
Figure 3.1: Schematic diagram of a half bridge converter			
Fig	gure 3.2: Switching wave forms of a symmetric half bridge converter	18	

Figure 3.3: Asymmetric half bridge converter	20
Figure 3.4: Key waveforms of a Asymmetric half bridge converter	20
Figure 4.1: Inductor current waveform during input capacitor voltage variation.	22
Figure 4.2: Variation of duty cycle with asymmetric voltage distribution	23
Figure 5.1: Error compensation principal.	27
Figure 5.2: Input capacitor voltage error compensation principle	27
Figure 5.3: Main components of the proposed error compensation circuit	29
Figure 5.4: PWM control logic generator	30
Figure 6.1: variation of output voltage with time for system 1	33
Figure 6.2: Transient response for system 1	34
Figure 6.3: variations of input capacitor voltages with time.	34
Figure 6.4: small signal variations for the input capacitor voltages for system 1	35
Figure 6.5: transformer input voltage variation	36
Figure 6.6: Voltage across the S1 for system1	37
Figure 6.7: Variation of current reference and current feedback with time	
for S1 controller.	38
Figure 6.8: Variation of current reference and current feedback with time	
for S2 controller	38
Figure 6.9: Variation of output voltage for system 2	39

Figure 6.10: variation of input capa	citor voltages with time for system 2	40		
Figure 6.11: small signal variation in input capacitor voltages.				
Figure 6.12: variation of output volt	tage with time for system 3	41		
Figure 6.13: variation of input capac	citor voltages with time for system 3	42		
Figure 6.14: Small signal variation i	in input capacitor voltages	42		
Figure 6.15: uncompensated variation of input capacitor voltages with time				
for system 1		43		
Figure 6.16: uncompensated variation of input capacitor voltages with time				
for system 2		43		
Figure 6.17: uncompensated variation of input capacitor voltages with time				
for system 3		44		
Figure 6.18: Multisim simulation model				
LIST OF TABLE				
Table 6.1: Simulation Parameters.				
LIST OF ABRREVIATION				
Abbreviation	Description			
PWM	Pulse width modulation			
SMPS	switch mode power Supply			

FET Field effect transistors

Mos FET Metal oxide field effect transistors

EMI Electromagnetic interference

ZVS Zero voltage switching

ZCS zero current switching

P Proportional

PI Proportional Integral

PID Proportional integral derivative

A/D Analogue to digital

D/A Digital to analogue

 V_{ref} Reference Voltage

V_{in} input voltage

V_o output voltage

ESR equivalent series resistance

