HIGH PERFORMANCE PARALLEL PACKET CLASSIFICATION ARCHITECTURE WITH POPULAR RULE CACHING

Okanda Gamage Samoda Lakshitha

118029U



Thesis submitted in partial fulfilment of the requirements for the degree Master of Science

Department of Electronic and Telecommunication Engineering

University of Moratuwa Sri Lanka

May 2014

I declare that this is my own work and this thesis/dissertation does not incorporate without acknowledgement any material previously submitted for a Degree or Diploma in any other University or institute of higher learning and to the best of my knowledge and belief it does not contain any material previously published or written by another person except where the acknowledgement is made in the text.

Also, I hereby grant to University of Moratuwa the non-exclusive right to reproduce and distribute my thesis/dissertation, in whole or in part in print, electronic or other medium. I retain the right to use this content in whole or part in future works (such as articles or books).



The above candidate has carried out research for the Masters dissertation under my supervision.

Signature:	Data:	
Digitature.	Date.	

Abstract

As the Internet evolves novel services and applications are being introduced which require different levels of Quality of Service or non best effort service for proper functionality. Thus, there is a requirement for future networking equipment to distinguish between traffic flows belonging to different applications. The enabling function for such differentiation is multi field packet classification. Traditional software and hardware approaches to multi field Packet Classification are being challenged due to the exponential growth of internet traffic and data rates. Current growth rates of silicon technologies will not be able to handle the growth rates of Internet traffic, data rates, and rule database storage requirements in the future. Even though many research have been done in this area, packet classification technologies that support scatterings to both line leads and rule sets is scarce.

Electronic Theses & Dissertations

We try to address whese its uest through a hardware architectural approach for packet classification. We identify that classifying multiple packet streams simultaneously by utilizing immense parallelism offered by modern hardware technologies while sharing a common rule database among several packet classification modules is the solution to the ever widening gap between Internet data rates and silicone speeds. Main contribution of this work is design and implementation of a packet classification architecture which has following characteristics: scalability in terms of both throughput and number of rules, capability of classifying parallel packet streams simultaneously, capability of using temporal locality of Internet traffic to increase the classification throughput by identifying classification rules which are popular among incoming packets and caching them in private caching entities in classification modules to avoid contentions at the shared rule database.

Simulation results revealed that proposed architecture is capable of achieving a throughput of more than 200Gbps for worst case packet size of 40 bytes. Proposed architecture was implemented on NetFPGA platform and the classification was done at full line rate.

Acknowledgements

I would like to thank my supervisor Dr. Ajith Pasqual for providing me with the project idea, guiding me through all the phases of the research and for being a strength for me at difficult and troublesome situations.

I wish to extend my gratitude to members of my review panel Prof. Gihan Dias, Dr. Chandana Gmage, and Dr. Shantha Fernando for their valuable comments on my research work.

Last but not least I would like to thank Senate Research Committee of University of Moratuwa for funding my research for the entire duration to make it a success.



Contents

1	Inti	roduction	1
	1.1	Packet Classification	1
	1.2	Internet Protocol Suit	4
	1.3	Internet Traffic Statistics and Trends	6
2	Bac	ekground	9
	2.1	Exhaustive Search	9
	2.2	Decision Tree	10
	2.3	Decomposition	11
	2.4	Tuple Space	12
	2.5	Tuple Space Ternary Content Addressable Memory, Sri Lanka.	13
	2.6	PPC RE: TCAM-Based Distributed Parallel Packet Classifica-	
		tion with Range Encoding	16
		2.6.1 ID-Bit selection	19
		2.6.2 Distributed Table Construction	19
	2.7	Temporal Locality of Internet Traffic	22
3	Cla	ssification Architecture	26
	3.1	Rule Partitioning	27
	3.2	Search Operation	29
	3.3	Hardware Implementation	32
	3.4	Updating the Private Rule Cache	33
	3.5	Rule set pre-processing	34
		3.5.1 Rule splitting	34
	3.6	An Example Search Operation	37
4	Net	FPGA Implementation	39
		4.0.1 Hardware Software Communication	45
		4.0.2 Resource Utilization	47

CONTENTS v

5	Per	formance Evaluation	50
	5.1	Theoretical Evaluation	50
	5.2	Simulation Results	51
		5.2.1 Header Trace Analysis	51
	5.3	Power Consumption	55
	5.4	NetFPGA Implementation	56
6	Cor	nclusion	58



List of Figures

1.1	Generic Packet Classifier	2
1.2	Path of data between two end hosts through routers in TCP/IP	
	model	6
1.3	Encapsulation of user data within Ethernet, IP and TCP headers	6
1.4	Internet Traffic Forecast for different applications	7
2.1	Operation of a TCAM	14
2.2	Using bit selection to activate only a sub block of the TCAM chip	15
2.3	Generic TCAM block selection scheme	16
2.4	DPPC-RE: TCAM-Based Distributed Parallel Packet Classifica-	
	tion with Range Exited on Moratuwa, Sri Lanka.	17
2.5	table considerance of peres & Dissertations	22
2.6	Dynamically vevolving muleac.lk	24
3.1	Classification Engine Architecture $(M=3,K=2)$	28
3.2	Classification Engine Architecture $(M=4,K=3)$	29
3.3	Operation of the Classification Architecture	31
3.4	Distributor and CR unit connections	31
3.5	Distributor Unit Operation	32
3.6	Rule set before splitting, Intervals from the projection of rules on	
	first dimension and resulting elementary intervals	35
3.7	First dimension tree and second dimension tree	36
3.8	Rule set after splitting	38
4.1	Hardware and Software Components of NetFPGA Source: http://net	fpga.org 40
4.2	NetFPGA reference router data path	41
4.3	Integrating the Classifier Module to the data path of NetFPGA $$.	42
4.4	NetFPGA data path	42
4.5	Datapath Integration	43

LIST C	OF FIGURES	vii
4.6	State diagram of the Preprocess block	44
4.7	Inter-module Register Data Communication Source: (if any)	46
4.8	State machine of the classifier register module	48
5.1	Definition of rule activation and deactivation based on time out period	52
5.2	Throughput values of three traces for $M = (4, 8, 12, 16, 20), n =$	
	(0, 32, 64, 128, 256)	53
5.3	TCAM Utilization	56



List of Tables

1.1	A Simple Classification Rule Table	3
2.1	DPPCRE example rule table	18
2.2	ID Groups Hierarchy of the Five Rules Introduced in Table 2.1	18
2.3	Example Table	23
	A simple rule table	
5.1	Header Trace Analysis	52
5.2	Throughput	54
	TCAM Utilizatiensity of Moratuwa, Sri Lanka.	
5.4	www.lib.mrt.ac.lk	57

List of Abbreviations

ACL Access Control List

ASIC Application Specific Integrated Circuit

CAM Content Addressable Memory

CPU Central Processing Unit

CR Contention Resolver

DBS Discrete bit selection

FDDI Fiber Distributed Data Interface

University of Moratuwa, Sri Lanka.

FPGA Field Programmable Gates Attay issertations

FTP File Transfer Protocol

HTTP Hypertext Transfer Protocol

IP Internet Protocol

LAN Local Area Network

LPM Longest Prefix Matching

PPM Private Prefix Memory

PPP Point to Point Protocol

PRC Private Rule Cache

QoS Quality of Service

SMTP Simple Mail Transfer Protocol

SRAM Static Random Access Memory

LIST OF TABLES x

TCAM Ternary Content Addressable Memory

TCP Transmission Control Protocol

UDP User Datagram Protocol

VoIP Voice over Internet Protocol

